TPS=00, TFC=0, TMS=0, TPP=0, TCF=0, TIE=0, TEN=0
Low Power Timer Control Status Register
TEN | Timer Enable 0 (0): LPTMR is disabled and internal logic is reset. 1 (1): LPTMR is enabled. |
TMS | Timer Mode Select 0 (0): Time Counter mode. 1 (1): Pulse Counter mode. |
TFC | Timer Free Running Counter 0 (0): LPTMR Counter Register is reset whenever the Timer Compare Flag is set. 1 (1): LPTMR Counter Register is reset on overflow. |
TPP | Timer Pin Polarity 0 (0): Pulse Counter input source is active high, and LPTMR Counter Register will increment on the rising edge. 1 (1): Pulse Counter input source is active low, and LPTMR Counter Register will increment on the falling edge. |
TPS | Timer Pin Select 0 (00): Pulse counter input 0 is selected. 1 (01): Pulse counter input 1 is selected. 2 (10): Pulse counter input 2 is selected. 3 (11): Pulse counter input 3 is selected. |
TIE | Timer Interrupt Enable 0 (0): Timer Interrupt Disabled. 1 (1): Timer Interrupt Enabled. |
TCF | Timer Compare Flag 0 (0): LPTMR Counter Register has not equaled the LPTMR Compare Register and incremented 1 (1): LPTMR Counter Register has equaled the LPTMR Compare Register and incremented |